Abstract-Cascaded H-Bridge converter has recentl y been utilized in different high-power applications due to its modular and simple structure. In order to have a balanced operation after a fault occurrence in this converter, it is necessar y to detect the switch fault and its location. In this paper, a fast power switch fault detection method is presented to identif y the fault and its location. Onl y one voltage measurement per phase is required b y this method, and the fault detection is faster compared to the existing methods. Moreover, it is eas y for implementation on an FPGA device, due to the use of simple math, relational and state machine blocks. The proposed method is verified b y computer simulations.
I. INTRODUCTION
Multilevel converters have been used in recent years in a large number of power electronics applications. They have lots of benefits over the conventional two-level converters that make them interesting choices especially in high-power applications. In these converters, each switching device has to withstand only a portion of the total voltage. Therefore by using several devices, the converter can work with higher voltages compared to the conventional ones. Also these converters produce lower harmonics. Several types of multilevel converters are proposed and used. The most popular structures are the diode clamped [1], flying capacitor [2] and the Cascaded H-Bridge (CHB) converters [3] [4] [5] [6] [7] [8] . However, having a large number of devices increases significantly the risk of a failure in one of the power converter switches. Therefore it is important to detect and compensate faults occurrence in these converters. Several methods are proposed for the post-fault operation of multilevel converter [9] [10] [11] [12] [13] [14] [15] [16] [17] providing the possibility of balanced operation of the converter even after a fault. The faster the fault is detected; the smaller will be its effect on the system performances. Also using a large number of additional sensors for fault detection will in turn increase the cost and reduce the system reliability; therefore it is desired to lower the number of additional sensors as much as possible.
In this paper, the cascaded H-bridge converter and 978-1-4799-7653-91 15/$3 1.00 ©20 15 IEEE 538 open-circuit power switch fault detection are concerned. The studied converter is consisted of the cascaded connection of H-bridges in each phase. A diagram of a CHB converter is given in Fig. 1 . Few fault detection schemes are proposed in the literature for detection of the fault and its location in CHB converters. A method based on voltage magnitude measurement is presented in [18] , but is relevantly slow in detecting faults. In [12, 19] , some methods based on the artificial intelligence are proposed for the fault detection in CHB. In [20] , the fault detection is based on the spectral analysis of the phase output voltage. These methods have better performance compared to [18] , however they use complicated approaches for fault detection and are not easy to implement.
In this paper, a very fast method for detection of open-switch faults is developed and then validated for multilevel CHB converters. It is shown that not only this method is several times faster than the existing ones, but it is easy to implement, especially on an FPGA device. In the following, first the multilevel CHB converter is reviewed. Then, in section III, the proposed fault detection method is detailed. Finally, the verification results are provided in section IV, and the effectiveness and high performance of the proposed method are demonstrated.
II. MULTILEVEL CHB CONVERTER
A. The Structure A three-phase CHB converter is shown in Fig. 1 . Each cell is consisted of an H-bridge inverter and an isolated DC source. One cell is depicted in Fig. 2 . Normally all DC sources have the same DC voltage. The switches' commands in each leg of the H-bridge inverter are complementary. An additional switch ST is used between the two output terminals of the cell, allowing I I �el la� a the cell to be bypassed, in case of a fault. In this way, other cells can continue powering the load [20] .
Since each cell can produce three voltage levels, therefore the maximum voltage level of each output phase will be 2n+ 1, where n is the number of the cells per phase. Different methods are suggested to control this topology. The most interesting methods are the Phase Shifted Pulse Width Modulation (PSPWM) [2 1 ] and the multi-carrier PWM methods [22] . In this paper, the PSPWM is concerned, because of its better performances. In fact, PSPWM method is the most suitable PWM, recommended for cascaded H-Bridge converters [23] . It is stated in [23] that phase shifted PWM produces "n" times lower switching losses than the level shifted PWM. In this method, for each cell, a unipolar PWM block exists. The same reference signal is used in all unipolar PWM blocks of a given phase and the carrier signals of the cells are shifted in respect to each other. In a CHB converter with "n" cells, the carrier signal of cell (i) is 180o/n shifted in respect to the cell number (i-i). For each cell, the second carrier that is needed for its second leg (switches S3 and S4) is produced by negation of this carrier. Fig. 3 shows the operation principle for an II-level (five cells per phase) converter. The effective output frequency is 2n times of the carrier frequency. Therefore even using a low switching frequency in each cell, it is possible to have an equivalent high switching frequency at the output of the converter. Hence the switching losses of each cell can be reduced. 
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III. FAULT DETECTION ALGORITHM
Fast fault detection is mandatory in power electronics converters in order to minimize the undesirable behavior of the converter by changing the converter topology or the control method after fault detection. For DC-DC and conventional two-level converters, fast detection methods are proposed in [24, 25] . In this paper, a generalized version of those method is proposed for the CHB converter that not only detects the fault, but also can detect the faulty cell, which is necessary for the reconfiguration of the converter in order to be capable of using any of the post-fault control methods proposed in [12, 16, 18] . In this paper, open-circuit faults are considered. For short-circuit switch faults, normally using fast acting fuses the converter topology will become similar to that after an open-switch fault [24] , or special supplementary hardware is needed to detect the fault, as the software methods are not fast enough to detect the short-circuit switch faults. Nonetheless, this is not in the scope of this paper.
A. Fault detection
In ideal condition, an open switch fault can be easily detected by comparing the measured and estimated phase voltages of the converter. Considering a single cell (cell C) in one phase of a CHB converter as shown in Fig. 2 , let us assume that the fault is in 51 switch. Clearly, the observations can be generalized to other swithches as well. Gate command for switch k is shown with Tk E {0, 1}, and commands for two switches in each leg are complementary. For a fault in 51, when T1 T3 = 10 and icell < 0, Dz diode will conduct instead of the 51, therefore while estimated output voltage is VDC the measured voltage will be equal to 0. If icell > ° however, the D1 diode will conduct and the converter will behave normally, so there will be no fault in the system and it cannot be detected as well. For the fault in 51, estimated and measured voltages of the cell and the error between them are resumed in Table II . It is assumed that icell < 0, therefore the fault in 51 will affect the output voltage of the cell. Since in other cells the measured and estimated voltages are equal in normal operation, the total error between measured and estimated voltages can be written as:
Therefore the fault in any of the switches can be effectively detected. However in practice, the estimated and measured voltages are always different, mostly due to measurement and discretizing errors, and more importantly because of non-ideal behaviors of the switches and the drivers, such as turn-off and turn-on delay times and dead time generated by the controllers or drivers. Therefore, to avoid false detection, separate time and voltage criteria must be adopted to account for the probable time and voltage mismatches. On the other hand, in order to make the fault tolerant control possible, not only the occurrence of a fault but also its location must be detected, Generally, it is necessary to detect the faulty cell, and bypass it to continue the operation of the converter. The proposed method is designed to account for voltage mismatches, and detect the fault and its location very quickly.
FigA shows the proposed detection method, It is consisted of simple blocks that make its implementation on FPGA easy. First the estimated voltage is produced using the gate commands of the switches and DC voltages of the cells. Then, error between estimated and measured voltages is calculated, Fault is detected by evaluating this error, using two levels of mismatch compensation for voltage and time, as discussed before, First, two comparators check if the voltage error amplitude is large enough. If the voltage error is larger than Cv or smaller than -Cv, output of these comparators become' I', As it is previously seen, a fault will induce a voltage error equal to ± V o c , therefore choosing Cv = V oelZ seems very reasonable for voltage mismatch compensation, Assuming that the fault detection algorithm operates with a 500 kHz clock, a moving sum is then performed for 15 sampling periods (equal to a window length of 30 J-ls) on these outputs to see on how many samples the voltage error has been considerable. Moving sum, also known as the running sum, is the simplest form of a Finite Impulse Response (FIR) filter, and is defmed as the sum of element over a moving window of values with length N, as shown in equation (2).
Here, the moving sum shows in how many of the last observed samples (the observation window), the input has been equal to one. The outputs of the moving sum blocks then are investigated and if they are larger than Ct then one can be sure that a fault has occurred somewhere in the circuit. Since the observation window considers 15 values, Ct is chosen equal to 12.
B. Fault location identification
After fault detection, it is necessary to detect the fault location as well. Here, a simple yet effective method is used based on the fact that when the command of the faulty switch goes back to zero, the voltage error will also disappear, because the converter will act normally again, The third comparison and moving sum unit detect the fault removal, and signal it to the fault detection state machine (FDSM). As it is visible in Fig. 4 , when the error voltage is less than Cv and larger than -Cv for at least Ct samples, one can be sure that there is no fault in the system, and the Fault Jemoved input of the FDSM wi II become equal to l. The FDSM is shown in Fig. 5 . If a fault is already detected, one of the Fault""positive or Fault negative states in FDSM are active, and the SM is wait U;-g for the Fault removal signal (FaultJemoved) to arrive, When this signal arrives, it is only necessary to investigate in which cell(s) a switching is occurred in the previous Ct samples. This is done with the help of DiP and Din signals, For each cell, these signals basically show if that in the last Ct sampling a switching is commanded that increase or decrease the cell's output voltage. Fig, 6 shows the DiP and Din generation for one cell. Basically a switching in S1 or S4 will tend to increase the output voltage by VDC while a switching in S 2 or S 3 will decrease it by VDC' If the error has been positive and the fault removal signal arrives, it can be concluded that a decreasing switching has been occurred, which corresponds to one Din signal going high. Based on the Din signals, the next state in the FDSM can be detected. For a negative error similar reasoning applies. The FDSM stays in the faulty states (FauIUn_Ci , i E {1: N}) upon entering them, as long as a reset signal is not applied. Finally, the FaulUn_Ci outputs go high when the corresponding state is active. These outputs may be used in the fault tolerant scheme, to reconfigure the structure and control appropriately. In Fig. 4 , their information is combined to determine the faulty cell's number. It is worth mentioning that after reconfiguration, the FDSM can be reset, and fault detection will be again possible for other switches, as long as the necessary changes in the calculation of the estimated voltage are applied. One special condition is particularly interesting, when two switchings have occurred in two legs during the last Ct sampling periods, because it is important to detect which one has been responsible for fault removal. In another words, it is important that in the observation window, only one DiP and Din are present, otherwise the FDST cannot decide between two DiP or Din signals. Fig. 7 shows an example of such condition for a Phase Shifted PWM (PSPWM). Referring to Fig. 3 , it can be verified that when a carrier becomes larger than the modulation signal, voltage of the corresponding cell will 
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experience a +VDC change (rising level) and vice versa. The modulation signal frequency is several times smaller than the carrier frequency, therefore it can be visually confirmed in Fig.  7 that the minimum time between two +VDC or two -VDctransitions it equal to
If this minimum time is a larger than the sampling window, the fault detection algorithm can will see only one positive or negative transition, and therefore it can detect the fault effectively. Normally, this minimum time is at least several times larger than the length of sampling window. Here, a conservatively large window time ofTwindow = 30/-ls is used, in accordance with the value for experimental setups reported in [25] , therefore if T m in> 30/-lS the FDA can work correctly. For a 5-cell converter, this translates to switching frequency calculated as below:
Normally the switching frequency is well beyond this limit, even with the conservative choice of Twi ndow in this study.
IV. SIMULATION RESULTS
Simulations are carried out to evaluate the effectiveness of the proposed method. Simulations are performed in the MATLAB/Simulink environment. A five-cell (II-level) three-phase CHB converter is simulated. DC-link voltages of the cells are equal to 1700 V. The fundamental switching frequency is equal to 1000 Hz, resulting in a 2 * n * i = 2 * 5 * 1000 = 10 ( kHz) equivalent switching frequency. We consider an open-loop control of the converter and using PSPWM, it generates a sinusoidal voltage at the converter's output. A fault is introduced in switch Sl of cell 2 at t=O.035s. The fault detection algorithm operates with a 500 kHz clock. As soon as the estimated and measured voltages are different, based on the sign of the voltage error, the MSyositive or MS _negative (ref. Fig. 4 ) signals will start to increase, and when one of them becomes greater than 12, the fault is detected and one of the Faultyositive or Fault_negative states will become active. Here, the estimated and measured voltages of the faulty phase are shown in Fig. 8 . The voltage error is shown in Fig. 9 . As it was expected, a fault in Sl has resulted in a +VDC error in phase voltage. It is also shown in this figure that in certain periods of time, the voltage error disappears. This is due to a decreasing switching command, and is used for identification of the fault's location. Outputs of the Moving Sum I and Moving Sum 3 blocks are shown in Fig. 10 . MS_Positive signal starts to increase when a large enough positive voltage error exists. When it passesCt = 12, a fault can be declared, and the FDSM goes to the Fault positive state. MS_FaultJemoved signal starts to increase when the converter is acting normal or when the voltage error is smaller than its limits. It can be seen that during normal operation of the converter, this signal has a usually high value, but immediately after the fault occurrence at t=0.035, it goes down to zero. However, when the fault is removed due to switching in the faulty cell, this signal goes high again. Fig. 11 shows the moment that the FDSM has reached its final stage, as well as the fmal result. Fault location is correctly detected. Also the fault detection has been very fast. The fault is detected in less than 2001lS. . 12 shows the details of the identification of fault location. The MS _Fault Jemoved signal is repeated here and shown with dashed line. When this signal goes higher than 12, the FDSM will enter the FaultyositiveJemoved state, and after that will choose its next state based on the Din signals. It is shown in Fig. 12 that Dzn is high, meaning that the fault is disappeared as a result of switching in cell 2. Therefore, the next and last state in FDSM will be Fault_in _ C2, and the faulty cell number will be equal to 2. it is worth mentioning that since fault detection uses the switching information of the faulty cell, in the worst case the fault detection may take up to one switching period, but also it can be as fast as 2 * Twi ndow = 60IlS. Also fault detection has an inherent robustness, as a result of the windowing technic that makes it possible to observe a signal for enough time before making any decision. The detection time is several times smaller than the values reported in [12, 18, 19] , and is comparable to the result of [20] . However this method is simpler than the method proposed in [20] which needs complicated frequency spectrum analysis. Also due to the use of simple math, comparison and state machine blocks it is better suited for implementation on an FPGA. In this paper, a very fast method for detection of open-switch faults in cascaded H-bridge converters is proposed. This method only needs one voltage measurement per phase, and is fast and robust for the detection of semiconductor open-switch fault and its location. The proposed method detects the fault by comparing the estimated and measured phase voltages of the converter. Fault location is found based on the fact that when the faulty switch command is equal to zero, converter will act normal again. Only simple math, relational and state machine blocks are used and therefore the implementation of this approach on a digital target like FPGA will be easy. The detection time will be at maximum equal to one switching period and can be as low as a few tens of microseconds. Simulation results show the high performance of the proposed method.
